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Abstract
A large number of real world applications, like user sup-
port systems, can still not be performed easily by conven-
tional algorithms in comparison with the human brain. Re-
cently, such intelligence has often been reached by using
probability based systems. This paper presents results on
the implementation of one such user support system, namely
an intention estimation information appliance system, on a
Bayesian Network as well as Hierarchical Temporal Mem-
ory. The latter is a new and quite promising soft computing
platform modelling the human brain, though currently only
available as a software model. A second part of the paper
therefore focuses on a possible VLSI architecture for Hi-
erarchical Temporal Memory. Since it models the human
brain, communication as well as memory are of high im-
portance for this VLSI architecture.
